

Description

The μPD41416 is a 16,384-word by 4-bit dynamic N-channel MOS RAM designed to operate from a single +5 V power supply. The negative voltage substrate bias is internally generated; its operation is both automatic and transparent. The μPD41416 utilizes a double-polylayer, N-channel, silicon gate process which provides high storage cell density, high performance, and high reliability.

The μPD41416 uses a single transistor dynamic storage cell and advanced dynamic circuitry throughout, ensuring minimum power dissipation. Refresh is accomplished by performing RAS-only refresh cycles, hidden refresh cycles, or normal read or write cycles on the 128 address combinations of A₀-A₆ during the refresh period of 2 milliseconds.

Multiplexed address inputs permit the μPD41416 to be packaged in a standard 18-pin dual-in-line package for high system bit density.


Features

- 16,384-word × 4-bit organization
- Single +5 V power supply ± 10%
- Standard 18-pin plastic package
- CAS, \overline{OE} or early write mode to control D_{OUT} buffer impedance
- Low power dissipation,
 - Active (t_{RC} = min): 303 mW
 - Standby: 28 mW
- Read, write, read-write, read-modify-write. \overline{RAS} -only refresh, hidden refresh, and page mode capabilities
- 128 refresh cycles during 2 ms period

Performance Ranges

Device	t _{RAC}	t _{CAC}	t _{OEA}
μPD41416-12	120 ns	60 ns	30 ns
μPD41416-15	150 ns	75 ns	40 ns
μPD41416-20	200 ns	100 ns	50 ns

Pin Configuration




Pin Identification

No.	Symbol	Function
1	\overline{OE}	Output enable
2-3, 15, 17	I / O ₁ -I / O ₄	Data input / output
4	\overline{WE}	Write enable
5	\overline{RAS}	Row address strobe
6-8, 10-14	A ₀ -A ₇	Address inputs: A ₀ -A ₅ = Column address inputs A ₀ -A ₆ = Refresh address A ₀ -A ₇ = Row address inputs
9	V _{CC}	+5 V power supply
16	CAS	Column address strobe
18	GND	Ground



Block Diagram



83-001776B

Absolute Maximum Ratings

Voltage on any pin relative to GND	-1.0 V to +7.0 V
Storage temperature, T _{STG}	-55°C to 125°C
Short-circuit output current, I _{OS}	50 mA
Power dissipation, P _D	1.0 W

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Capacitance

T_A = 0°C to +70°C, V_{CC} = 5.0 V ±10%; f = 1.0 MHz

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance, address inputs	C _{I1}			5	pF	
Input capacitance, strobe inputs	C _{I2}			8	pF	
Input/output capacitance, data ports	C _{I/O}			7	pF	

DC Characteristics

T_A = 0°C to +70°C

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Supply voltage, high	V _{CC}	4.5	5.0	5.5	V	
Supply voltage, low	GND	0	0	0	V	
Standby supply current	I _{CC2}			5.0	mA	RAS = V _{IH} , DOUT = High impedance
Input leakage current	I _{I(L)}	-10		10	μA	0 V ≤ V _{IN} ≤ V _{CC} , all other pins not under test = 0 V
Output leakage current	I _{O(L)}	-10		10	μA	DOUT is disabled, 0 V ≤ V _{OUT} ≤ +5.5 V
Output voltage, low	V _{OL}	0		0.4	V	I _{OUT} = 4.2 mA
Output voltage, high	V _{OH}	2.4			V	I _{OUT} = -2 mA
input voltage, low	V _{IL}	-1.0		0.8	V	
input voltage, high	V _{IH}	2.4		5.5	V	

AC Characteristics (Notes 2, 3, 4)

$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$ (Note 1)

Parameter	Symbol	Limits						Unit	Test Conditions
		μPD41416-12		μPD41416-15		μPD41416-20			
		Min	Max	Min	Max	Min	Max		
Operating supply current, average	I_{CC1}		55		50		45	mA	RAS, CAS cycling. $t_{RC} = t_{RC}$ min. (Note 5)
Operating supply current, refresh mode, average	I_{CC3}		45		40		35	mA	RAS cycling. CAS = V_{IH} , $t_{RC} = t_{RC}$ min. (Note 5)
Operating supply current, page mode operation, average	I_{CC4}		45		40		35	mA	RAS = V_{IL} , CAS cycling, $t_{PC} = t_{PC}$ min. (Note 5)
Random read or write cycle time	t_{RC}	220		260		330		ns	(Note 6)
Read-write cycle time	t_{RWC}	300		355		445		ns	(Note 6)
Page mode cycle time	t_{PC}	120		145		180		ns	(Note 6)
Access time from RAS	t_{RAC}		120		150		200	ns	(Notes 7, 8)
Access time from CAS	t_{CAC}		60		75		100	ns	(Notes 7, 9)
Output turn-off delay from CAS	t_{OFF}	0	30	0	40	0	50	ns	(Note 10)
Transition time, rise and fall	t_T	3	50	3	50	3	50	ns	(Note 4)
RAS precharge time	t_{RP}		90		100		120	ns	
RAS pulse width	t_{RAS}	120	10,000	150	10,000	200	10,000	ns	
RAS hold time	t_{RSH}	60		75		100		ns	
CAS pulse width	t_{CAS}	60	10,000	75	10,000	100	10,000	ns	
CAS hold time	t_{CSH}	120		150		200		ns	
RAS to CAS delay time	t_{RCD}	25	60	25	75	30	100	ns	(Note 11)
CAS to RAS precharge time	t_{CRP}	0		0		0		ns	(Note 12)
CAS precharge time, non-page cycle	t_{CPN}	25		25		30		ns	
CAS precharge time, page cycle	t_{CP}	50		60		70		ns	
RAS precharge, CAS hold time	t_{RPC}	0		0		0		ns	
Row address setup time	t_{ASR}	0		0		0		ns	
Row address hold time	t_{RAH}	15		15		20		ns	
Column address setup time	t_{ASC}	0		0		0		ns	
Column address hold time	t_{CAH}	20		25		30		ns	
Column address hold time referenced to RAS	t_{AR}	80		100		130		ns	
Read command setup time	t_{RCS}	0		0		0		ns	
Read command hold time referenced to RAS	t_{RRH}	20		20		20		ns	(Note 13)
Read command hold time referenced to CAS	t_{RCH}	0		0		0		ns	(Note 13)
Write command hold time	t_{WCH}	35		45		55		ns	
Write command hold time referenced to RAS	t_{WCR}	95		120		155		ns	
Write command pulse width	t_{WP}	35		45		55		ns	
Write command to RAS lead time	t_{RWL}	40		45		55		ns	
Write command to CAS lead time	t_{CWL}	40		45		55		ns	
Data-in setup time	t_{DS}	0		0		0		ns	(Note 14)

AC Characteristics (Notes 2, 3, 4) (cont)

$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$ (Note 1)

Parameter	Symbol	Limits						Unit	Test Conditions
		μPD41416-12		μPD41416-15		μPD41416-20			
		Min	Max	Min	Max	Min	Max		
Data-in hold time	t_{DH}	35		45		55		ns	(Note 14)
Data-in hold time referenced to $\overline{\text{RAS}}$	t_{DHR}	95		120		155		ns	
Refresh period	t_{REF}		2		2		2	ms	
$\overline{\text{WE}}$ command setup time	t_{WCS}	0		0		0		ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	t_{CWD}	95		120		155		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	t_{RWD}	155		195		255		ns	
Access time from $\overline{\text{OE}}$	t_{OEA}	30		40		50		ns	
Data delay time	t_{OED}	30		40		50		ns	
$\overline{\text{OE}}$ command hold time	t_{OEH}	0		0		0		ns	
Output turn-off delay from $\overline{\text{OE}}$	t_{OEZ}	0	30	0	40	0	50	ns	(Note 10)

Notes:

- (1) All voltages referenced to GND.
- (2) An initial pause of 100 μs is required after power-up followed by any 8 $\overline{\text{RAS}}$ cycles before proper device operation is achieved.
- (3) AC measurements assume $t_T = 5$ ns.
- (4) V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
- (5) I_{CC1} , I_{CC3} and I_{CC4} depend on output loading and cycle rates. Specified values are obtained with the outputs open.
- (6) The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($T_A = 0^\circ\text{C}$ to 70°C) is assured.
- (7) Load = 2 TTL loads and 100 pF.
- (8) Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- (9) Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$.
- (10) $t_{OFF}(\text{max})$ and $t_{OEZ}(\text{max})$ define the time at which the output achieves the open circuit condition and are not referenced to V_{OH} or V_{OL} .
- (11) Operation within the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met. $t_{RCD}(\text{max})$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
- (12) t_{CRP} requirement should be applicable for $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles preceded by any cycle.
- (13) Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- (14) These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WE}}$ leading edge in delayed write or read-modify-write cycles.

